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I. INTRODUCTION 
With the advent of the first power rectifier by an American engineer and 
applied physicist, Robert Hall, in 1952, a new form of power control and conversion 
was born – Power Electronics.  The successive arrival of thyristors in 1957, bipolar 
transistors in the 1960s, power MOSFETs in the late 1970s, and IGBTs in the 1980s 
led to the rapid advancement of power electronics in all fields of electrical 
engineering [1].  These fields include utility power distribution, industrial electronics, 
and especially aircraft electronics because of the small size of power electronic 
components.  A few applications of power electronics in these fields include power 
quality controllers, variable speed drives, and power supplies. 
Power electronics is unique in its method of power control and conversion in 
that it is based on the switching fully-on and fully-off of semiconductor devices to 
regulate power flow.  More efficient than linear power regulation which uses 
variable resistance to regulate power flow, switching semiconductor devices by 
using a technique called “Pulse Width Modulation (PWM)” is the method used in a 
modern “switching” or “switched-mode” power supply (SMPS).  PWM is a technique 
where the duty cycle of the semiconductor switch is manipulated to control power 
flow through the switch.  As a result, the output voltage delivered to the load can be 
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well regulated to produce a fixed Direct Current (DC) voltage or a desired Alternating 
Current (AC) voltage.   
There are two types of converter topologies used in SMPS design – isolated 
and non-isolated.  Transformers are used in the design of isolated converters to 
provide flexibility in circuit design by allowing for separate (isolated) input and 
output current return paths to “ground.”  Non-isolated converters, however, do not 
use transformers and the input current ground is used as the ground for the output 
load current.   
For our application, we have designed a non-isolated SMPS that produces AC 
output voltage from DC input voltage – this is known as a DC/AC converter or, 
simply, an inverter.  It uses the common method of Pulse Width Modulation to 
switch Insulated Gate Bipolar Transistors (IGBTs) to control the flow of power from 
±DC input voltage “rails” to three-phase, sinusoidal AC output voltage.  In the next 
section of this report, we will present the background and application of our inverter 
design.
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II. BACKGROUND 
Our three-phase, sinusoidal inverter project was sponsored by Jeff Brewer, 
the Director of Electrical Engineering at General Atomics Aeronautical Systems, Inc. 
(GA-ASI).  The purpose of this project was to design and build a proof-of-concept 
high-power switched-mode inverter.  This project began the development process 
for a high-voltage three-phase AC power supply for use on any of the Predator® 
Unmanned Aircraft Systems (UAS) that GA-ASI manufactures. 
2.1 Predator® – Too Versatile For Its Own Good 
Predator® aircraft like the ones shown in Figure 2.1 and Figure 2.2 are used 
by multiple branches of the United States’ military and homeland security including 
the Air Force, Army, U.S. Customs and Border Protection, Central Intelligence 
Agency, and NASA.   They are popular for their wide range of applications including 
remote sensing, reconnaissance, weapons delivery, search and rescue, and 
surveillance.  Predator® systems are versatile 
aircraft platforms upon which an increasingly 
large array of electronic device payloads like 
sensors, weapons, and communications 
equipment can be mounted.  Fig. 2.1 – MQ-1 Predator Drone  
Source:  Public Domain 
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Currently, these devices are powered by 28 VDC power on the aircraft – one of three 
standard aircraft power systems prescribed by MIL-STD-704F [3].  Because these 
aircraft are required to support an increasing number of electronic payloads, the 
weight of the cables in the aircraft needed to deliver 28 VDC power to these 
payloads exceeds practicality.  So, to counteract this problem, plans to provide high-
voltage power systems in accordance with MIL-STD-704F on Predator® aircraft are in 
effect.  It is estimated that the cable weight required to distribute power on the 
aircraft will be reduced by a factor of ten when high-voltage power is provided [2].  
These plans include the provision of a 270VDC system and a three-phase AC system 
as outlined in the next section of this report. 
Fig. 2.2 – MQ-9 Reaper Drone, originally named “Predator B”  
Source:  Public Domain 
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III. REQUIREMENTS  
The purpose of our project was to design and build a non-isolated DC/AC 
SMPS capable of supplying 10 kW for a standard three-phase AC aircraft power 
system.  According to MIL-STD-704F,   
“AC systems shall provide electrical power using single-phase or three-phase 
wire-connected grounded neutral systems. The voltage waveform shall be a 
sine wave with a nominal voltage of 115/200 volts [115 VRMS] and a nominal 
frequency of 400 Hz” [3]. 
 
Because MIL-STD-704F also prescribes AC system requirements like the 
sample shown in Table 3.1, the production level version of our inverter will require 
the use of closed-loop feedback to provide adequate line and load regulation.  
However, designing a closed-loop system was beyond the scope of this project, so 
an open-loop system was required. 
Table 3.1 – MIL-STD-704F AC System Requirements [3] 
Characteristics Limits 
Steady State Voltage:     108.0 VRMS to 118.0 VRMS 
Voltage Unbalance:     3.0 VRMS (maximum) 
Voltage Modulation:     2.5 VRMS (maximum) 
DC Component:     +0.1 to -0.1 Volts 
Voltage Phase Difference:     116° to 124° 
Steady State Frequency:     393 Hz to 407 Hz 
Frequency Modulation:     4 Hz 
Peak Voltage:    ±271.8 Volts 
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Lastly, the production level version of our inverter will be powered by the 
engine alternator on the aircraft.  The three-phase, variable voltage, variable 
frequency engine alternator power will be rectified and regulated to produce 
±190 VDC rails from which the inverter will draw its power [2].  Since this 
rectification and regulation of engine alternator power is beyond the scope of this 
project, it was required that our proof-of-concept inverter work from ±125 VDC rails 
for three-phase operation given 10Ω resistive loads.  This requirement was limited 
by the available test equipment in Cal Poly’s EE Department Power Electronics Lab. 
The nominal requirements of our inverter project are summarized below in 
Table 3.2.  In the following section of this report, we will present a system overview 
of our inverter project followed by a more detailed discussion of the circuit design 
process. 
Table 3.2 – Summary of Inverter Project Requirements 
Nominal System Requirements 
Converter Topology:     Non-Isolated SMPS 
Input Voltage:     ±125 VDC 
Output Voltage:     85 VRMS AC 
Output Voltage Waveform:     Three-Phase, Sinusoidal 
Steady State Frequency:     400 Hz 
Maximum Output Power:     10 kW 
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IV. DESIGN 
This section of our report represents a majority of the work that went into 
this project – circuit design.  In this section, we will present an overview of our 
inverter project followed by a series of discussions covering the details of the circuit 
design, signal flow, and discrete components used.   
4.1 Inverter Project Design Overview 
The design of our three-phase sinusoidal inverter is based on the PWM 
switching of N-Channel IGBTs connected in a half-bridge configuration as shown in 
Figure 4.1.  As the high-side and low-side IGBTs are complementarily switched fully-
on and fully-off, they connect the load to the 
+DC and -DC Rails, respectively.  Since the 
output is connected to one of two voltage 
polarities during this method of switching, it is 
known as Bipolar Switching.  Because the 
output voltage is effectively an amplified 
version of the PWM Control Input, this stage of 
the inverter system can be considered the 
Power Amplification stage and is shown in the System Block Diagram in Figure 4.2.  
Fig. 4.1 – IGBT Half-Bridge Configuration 
Source:  John Brewer, Jr. 
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The IGBT Gate Drivers and Floating Bootstrap Supply topology required to drive 
N-Channel IGBTs in this configuration are also indicated in Figure 4.2 and will be 
discussed in Section 4.2.1. 
The PWM Control Input is generated by the PWM Control Circuit block.  The 
PWM Control Circuitry is responsible for generating the sinusoidal reference 
waveforms, establishing the switching frequency, creating PWM signals, limiting the 
duty cycle of the PWM signals, and interfacing logic-levels.  A thorough discussion of 
the PWM Control Circuitry will be presented in Section 4.2.2 of this report. 
The final piece of our inverter design is the inductor/capacitor (LC) output 
filters on each phase.  The LC output filters were designed to smooth the PWM 
output of the Power stage and filter out high-frequency harmonics introduced by 
IGBT switching.  These will be discussed in Section 4.2.3. 
An important characteristic to note about our inverter design is the fourth 
IGBT Half-Bridge “leg” which is used to create a virtual ground (neutral) through 
which phase currents from an unbalanced three-phase load can return to the DC 
input supply.  The PWM Control Input to this neutral leg will have a nominal 50% 
duty cycle, creating a voltage that is one-half the DC supply voltage upon which the 
three-phase sinusoidal output voltages will be centered.  The creation of this neutral 
return is necessary in the case that a bipolar DC supply with ground connection is 
unavailable and a unipolar DC supply must be used.
9 
 
 
F
ig
. 
4
.2
 –
 B
lo
ck
 D
ia
g
ra
m
 o
f 
In
v
e
rt
e
r 
P
ro
je
ct
 
S
o
u
rc
e
: 
 J
o
h
n
 B
re
w
e
r,
 J
r.
 a
n
d
 K
a
m
a
lj
it
 B
a
g
h
a
 
10 
 
4.2 The Power Stage  
As mentioned in Section 4.1, the Power Stage consists of two IGBTs 
connected in a Half-Bridge configuration.  Four identical half-bridge legs form the 
foundation of our three-phase inverter and are responsible for controlling power 
flow from the DC Input Supply to each phase output voltage – Phase A, Phase B, 
Phase C, and Neutral.   
Jeff Brewer donated the IGBTs that were to be used for this project – 
IRGP50B60PD1, WARP2 Series IGBT with Ultrafast Soft Recovery Diode from 
International Rectifier (IR).  These IGBTs are high-speed, high-power, SMPS, 
N-Channel IGBTs capable of withstanding a collector-to-emitter voltage of 600V.  
Driven with a gate-to-emitter voltage of 15V, these IGBTs can source 33A with 
maximum turn-on and turn-off delay times of 40ns and 150ns, respectively [4].  With 
an operational output voltage of 115VRMS, the resulting power output capability of 
all three inverter phases combined can then be calculated to be: 
  = 3 ∗  ∗ 	     (Eq. 4-1) 
 ∴  = 3 ∗ 33 ∗ 115	 = 11.385 
 In conclusion, using these IGBTs will fulfill our requirement to design a three-
phase inverter capable of supplying 10kW with an output voltage of 115VRMS.  In the 
next section, we will discuss the floating bootstrap supply topology required for 
11 
 
switching N-Channel devices, the IGBT Gate Driver design process, and design 
measures taken to protect the IGBTs. 
4.2.1 Bootstrapping, IGBT Gate Drivers, and Transient Voltage Protection 
N-Channel semiconductor devices are commonly used in half-bridge 
configurations as our IGBTs are used in the power stage of our inverter.  However, 
these N-channel devices require a charge applied to the gate that is positive with 
respect to the emitter such that (VGE > VTH).  While this does not present a problem 
for turning on low-side devices with a power supply referenced to the –DC rail, the 
same supply would be unable to turn on the corresponding high-side device as the 
high-side emitter follows the output voltage of the half-bridge – a much larger 
voltage than the supply voltage.  Therefore, a bootstrap supply topology is required. 
As illustrated by the schematic of a typical bootstrap supply topology in 
Figure 4.3, a bootstrap capacitor is connected from the power supply, VCC, to the 
high-side emitter.  Due to 
the charge storage 
characteristics of a 
capacitor, the bootstrap 
capacitor voltage will rise 
+VCC above the high-side 
emitter, providing the 
Fig. 4.3 – Bootstrap Supply Topology with Protection 
Source:  John Brewer, Jr. 
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necessary gate drive voltage to turn on the high-side device.  When an internal 
switch in the Gate Driver Integrated Circuit (IC) connects node VB to the high-side 
gate, the high-side device will turn on.  It will then turn off when the gate is 
disconnected from VB and connected to VS by internal switches in the Gate Driver IC.  
However, the high-side device will also turn off if the charge on the bootstrap 
capacitor is depleted due to parasitic gate current.  Because of this, the duty cycle of 
the high-side device switching must be limited and the bootstrap capacitor sized 
accordingly to prevent premature/uncontrolled turn-off of the high-side device. 
For our project, we decided to use the Si8234BB ISOdriver manufactured by 
Silicon Labs as our High-Voltage Integrated Circuit (HVIC) Gate Driver.  This recently 
released HVIC Gate Driver contains two completely isolated high-side/low-side 
drivers in one package that are each capable of sourcing 4.0A peak output current.  
The isolated drivers are controlled by a single PWM Control Input signal and an 
external resistor used to program the deadtime created between the switching of 
the high-side and low-side devices.  The input logic side of the device is 5V TTL 
compatible, while the output side can support the 15V supply used to switch our 
IGBTs.   Also note that we have incorporated the Disable pin of the Si8234BB device 
into our circuit design to provide the functionality of being able to turn combinations 
of our phase output voltages on or off [5]. 
 We consulted IR’s “Design Tips for Using Monolithic High Voltage Gate 
Drivers” during the design process for our HVIC gate drivers and floating bootstrap 
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supply [6].  To size the bootstrap capacitor, we started by calculating the maximum 
voltage that the bootstrap capacitor voltage was allowed to drop (∆VBS) when the 
high-side IGBT was supposed to be on.  To do this, we decided from Fig. 8 of our 
IGBT datasheet that the minimum gate-to-emitter voltage to allow should be 11V in 
order to guarantee a collector-to-emitter voltage of about 2V given a collector-to-
emitter current around 33A.  Also, we used a value of 1V for the typical forward 
voltage drop of the MUR460 power rectifier used to protect VCC as shown in 
Figure 4.3 [7].  As a result, we obtain 
  ∆	 = 	 − 	 − 	, − 	,     (Eq. 4-2) 
  ∴ ∆	 = 15	 − 1	 − 11	 − 2	 ≅ 1	  
We then confirm that VGE,min > VBSUV- where VBSUV- is the high-side supply 
undervoltage negative going threshold of 8.10V as indicated in Table 1 of the 
“Si823x” datasheet from Silicon Labs [5]. 
 The next step in sizing the bootstrap capacitor was to consider the following 
factors contributing to a decrease in VBS: 
- IGBT turn-on required Gate charge (QG) = 308nC (max)  [4] 
- IGBT Gate-Emitter leakage current (IGES) = 100nA   [4] 
- Output supply quiescent current (IDDAQ) =  3.0mA (max)  [5] 
- Bootstrap diode instantaneous reverse current (ILK_D) =    50μA  [7] 
- Bootstrap capacitor leakage current (ILK_C) =     0μA     (use ceramic capacitors) 
- High-side on time (TH,on) = 24.5μs  (98% duty cycle at 40kHz) 
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Then we have 
 #$% = # + ' + (() + %*_, + %*_- ∗ ./,   (Eq. 4-3) 
 ∴ #$% = 30812 + 31001 + 3.04 + 505 + 056 ∗ 24.558 ≅ 38312 
And the minimum size of the bootstrap capacitor can be calculated by 
   2, =
)9:9;<
∆=>?
     (Eq. 4-4) 
   ∴ 2, =
@A@
B=
≅ 3831C 
So, to account for estimation error and temperature drift, we decided to use a 
bootstrap capacitance of 660nF, almost twice as big as the calculated CBOOT,min.  As 
mentioned earlier, MUR460 power rectifiers are an ideal choice for use as the 
bootstrap diode in our bootstrap supply design.  These devices were also donated to 
our project and can withstand a reverse voltage of 600V and have a reverse recovery 
time of less than 100ns [7]. 
 The final design issues to be mentioned regarding the design of the IGBT gate 
drivers are the addition of decoupling capacitors, sizing of gate resistances, and 
measures taken for protecting the IGBTs and HVIC Gate Drivers.  Sufficient 
decoupling capacitance was added to our gate driver design by placing ceramic and 
electrolytic capacitors in parallel with the gate drive supply voltage very close to 
both the low-side Gate Driver output pins and the bootstrap diode.  The ceramic 
capacitor provides a fast charge tank and limits 
D	
DEF  by reducing the equivalent 
series resistance while the electrolytic provides a longer lasting charge tank. 
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 The process for sizing the gate resistances consisted of both calculations to 
derive ballpark figures and hardware experimentation.  From “Design Tips for Using 
Monolithic High Voltage Gate Drivers,” we can estimate the necessary size of the 
turn-on gate resistor by fixing the switching-time.   As shown in Figure 4.4, the 
switching time is defined 
as the time spent to 
reach the end of the 
plateau voltage resulting 
from charging the IGBT 
gate capacitances with 
QGC and QGE.  Estimating 
an appropriate switching time to be about 115ns and knowing QGC and QGE to be 
105nC and 45nC, respectively, we can calculate 
   $=$ =
)GHI)GJ
KLM
     (Eq. 4-5) 
   ∴ $=$ =
BNOIPO
BBOQ
≅ 1.3 
And 
   R$%  =HH T =UV

W;XJY;GJ      (Eq. 4-6) 
where Vge
*
 is approximated to be 6.2V from Fig. 17 of our IGBT datasheet [4], and 
   R$%  RZ3Q [\]^6 & R,    (Eq. 4-7) 
Fig. 4.4 – Nomenclature Used for IGBT Switching Transition 
Source:  International Rectifier [6] 
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Where RON(source) is 2.7Ω according to the Si8234BB datasheet, and RG,on is the value 
for the high-side IGBT gate resistor [5].  As a result, we have 
   R,  = BO=T_.`=B.@$ − 2.7Ω ≅ 4Ω 
 And following IR’s Design Tip, we size the low-side IGBT gate resistor to be larger 
than the gate resistor of the high-side device – about 5Ω.  This will result in softer 
switching of the low-side device and a reduction in magnitude of the voltage 
transients caused by parasitic inductances during switching. 
Lastly, the design of the Power stage includes devices added to protect IGBTs 
and HVIC Gate Drivers from transient voltage spikes caused by parasitic inductances 
in the circuit.  First, Zener clamp diodes with a reverse voltage breakdown voltage of 
16V are added across the gate-to-emitter junctions of both high-side and low-side 
devices.  Shown in Figure 4.3, these Zener clamps protect the HVIC Gate Driver 
output, sink current generated by transient voltage spikes occurring on the collector, 
and keep the IGBT gate-to-emitter voltage from exceeding the maximum limit of 
20V [4].  Another clamp device used is the series combination of a 16V Zener diode 
and MUR460 Power Rectifier positioned between the VS pin of the HVIC Gate Driver 
and the –DC rail also shown in Figure 4.3.  The purpose of this clamp device is to 
guarantee that VS does not exceed maximum undervoltage limits when negative 
voltage transient spikes are induced by parasitic inductances.  The production level 
version of our inverter will include the placement of reverse-biased transient voltage 
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suppression diodes with a reverse breakdown voltage <600V across the collector-to-
emitter IGBT terminals.  These will protect the IGBTs from damage caused by voltage 
transients on the DC supply rails or half-bridge output node.  Due to the DC input 
supply test limits, we omitted these diodes from our proof-of-concept design. 
 The circuit schematics for the four Power Stages of our inverter design can be 
found on Sheets 11, 12, 13, and 14 of the system schematic in the Appendices.  In 
the next section of this report, we will discuss the PWM Control Circuit and signal 
flow. 
4.3 The PWM Control Circuit and Signal Flow 
The PWM Control Circuit is the “brain” of our inverter project and is 
responsible for generating our three-phase sinusoidal reference signals, producing 
PWM Control signals for all three-phases and neutral, limiting the duty cycle of the 
PWM Control signals, and interfacing logic levels.  It was designed using discrete 
analog components with the exception of a Microchip dsPIC 16-bit Digital Signal 
Controller-based function generator.  Considerations for choosing the discrete 
analog devices we used included availability, ease of prototype implementation, 
proven reliability, low replacement cost, and extreme temperature tolerance for 
military temperature requirements.   
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In this section of the report, we will present a discussion of the circuit 
components used to perform these tasks and cover the details of the circuit design 
required to interface these components and generate PWM Control Input signals for 
the HVIC Gate Driver of each IGBT half-bridge.  Figure 4.5 illustrates the general flow 
of a single phase PWM Control signal.   
 
  
Fig. 4.5 – PWM Control Signal Flowchart 
Source:  John Brewer, Jr. 
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4.3.1 Generating Three-Phase Sinusoidal Reference Signals 
The first step in the design of the PWM Control Circuit was to generate three 
sinusoidal reference voltages, each having 120° of phase displacement from the 
others.  Fortunately, this step was already complete before we began our project.  
Manufactured and donated by GA-ASI, the Microchip dsPIC Digital Signal Controller-
Based Function Generator shown in Figure 4.6 supplies three-phase sinusoidal 
waveforms with accurate sine shape and phase displacement.  The frequency and 
amplitude of the output sinusoids 
are adjustable, but for our 
application they are set to have a 
frequency of 400 Hz and peak-to-
peak amplitude of 2V.   
In order to make the 
amplitude of our inverter output 
voltage waveforms adjustable, 
remove the DC offset from the reference sinusoids, and buffer the reference 
sinusoids, we AC coupled each of the sinusoidal phase voltages from the function 
generator to adjustable gain, non-inverting amplifiers designed using TL082 JFET 
Input Op-Amps.  Simple RC highpass filters with a cutoff frequency of 1 Hz were used 
for the AC coupling.  The TL082 op-amps were chosen because of their suitable slew 
rate of 13V/μs, low Total Harmonic Distortion of 0.003%, ability to operate from 
Fig. 4.6 – dsPIC-based Function Generator 
Source:  John Brewer, Jr. 
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±15V supplies, and compact 8-pin packages containing two op-amps each.  The 
circuit schematic for this step in the PWM Control Circuit can be located on Sheet 3 
of the system schematic in the Appendices. 
4.3.2 Generating PWM Signals from Reference Sinusoids  
The next step in the design of the PWM Control Circuit was to generate the 
PWM Control signals for each phase including neutral by comparing the reference 
sinusoids to a triangle wave having a frequency equal to the desired IGBT switching 
frequency.  Using a PWM Controller IC is the most efficient way to do this, so we 
chose the Unitrode UC3637 Switched-Mode PWM Controller for DC Motor Drives.   
The UC3637 was chosen because of its high reliability, robustness, and 
widespread use in industry. It is easy to program and provides a built in error 
amplifier, under-voltage lockout, and can operate from dual power supplies [8].  
Concurrently, multiple UC3637 ICs can be readily synchronized according to 
Unitrode’s Design Note about “Design Considerations for Synchronizing Multiple 
UC3637 PWMs” [9].  This was an important quality of the UC3637 since four PWM 
Controller ICs were required in the PWM Control Circuit and the ability to 
synchronize them would simplify circuit construction. 
We arbitrarily decided to establish the Neutral phase PWM Controller as the 
Master PWM device.  This IC was “programmed” with the passive components 
shown in Figure 4.7 according to the following design requirements: 
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• Triangle Wave frequency of 40kHz (same as the IGBT switching frequency). 
• Triangle wave amplitude of 20 VP-P (large to increase noise immunity). 
• Modulation scheme with no deadtime (since the Si8234BB IGBT Gate Driver 
supplies the necessary high-side/low-side switching deadtime). 
• Under-voltage lockout level of 10.75V (to prevent switching IGBTs when 
there is not enough supply voltage to fully turn them on).  
 
Fig. 4.7 – Passive Component Nomenclature for UC3637  
Master Device Programming 
Source:  John Brewer, Jr. 
Consulting the Unitrode UC3637 Datasheet and following the Unitrode 
Application Note U-102, we calculated the following [8] [10]: 
   R  3I=9c6T3T=?6W?      (4-8) 
   ∴ R  3IBN =6T3T BO =6N.O$ = 50Ω ≅  47.5Ω 
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   2  W?`de3I=9c6T3T=9c6f    (4-9) 
   ∴ 2  N.O$`∗PNg/h∗e3IBN =6T3TBN =6f = 313iC ≅  300 iC 
For clarity, we note that the Unitrode Application Note U-102 suggests that the 
constant current used to charge the external capacitor, CT, be within the range of 0.3 
to 0.5 mA.  Because the amplitude of the triangle wave has been designed fairly 
large, we programmed ISET to a value on the higher end of this range, 0.5 mA, as 
used in Eq. 4-9.  Using this higher charging current performs a secondary feature of 
allowing the use of a larger capacitor, CT, that will be able to store enough charge to 
drive the input of a TL082 op-amp configured as a voltage-follower.  This will 
produce a buffered triangle wave used to drive the UC3637 slave devices and the 
AD823AN op-amp used for generating a trigger pulse for the HCF4538B Monostable 
Multivibrator 
Since +VTH and -VTH should be symmetrical at ±10V in our application, we set 
R1 = R5 and calculate REQ (where REQ = R2 + R3 + R4) after choosing reasonable values 
for R1 and R5.  Using an iterative process to determine values for R1 and R5, we 
• Calculated REQ 
• Calculated the approximate bias current, IBIAS, through the resistor 
divider created by R1, REQ, and R5 between +VS and -VS. 
• Adjusted values accordingly to limit the bias current to an order of 
hundreds of microamps.  This prevented unnecessary power loss while 
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maintaining the ability to adequately charge the PWM controller 
comparator inputs. 
As a result, 
   RB  RO  20.4Ω  
   R) =
` ∗ j ∗ =9c
=? T =9c
      (4-10) 
   ∴ R) =
` ∗ `N,PNNk ∗ BN=
BO= T BN=
= 81,600 Ω 
We also needed to ensure that the +VSLV node voltage indicated in Figure 4.7 
was always less than the magnitude of the triangle wave despite any drift in 
resistance, the UC3637 Master PWM device characteristics, or the AD823AN op-amp 
characteristics.  This will guarantee the generation of a trigger signal for the 
HCF4538B Monostable Multivibrator which is used to create a square wave with 
frequency equal to the triangle wave and duty cycle of 98%.  In order to do this, we 
needed to determine the minimum voltage difference, ∆Vmin, required between +VTH 
and +VSLV.  Following the procedure outlined in Unitrode Design Note DN-53A, we 
determined ∆Vmin to be about 1.5V, requiring a ballpark resistance for R2 and R4 to 
be 6.3kΩ [9].  However, based upon the hardware available during the construction 
phase of our project,  
 R` = RP = 5.62Ω  and  R@ = 68.1Ω 
Yielding 
  W$ =
I=?T3T=?6
mInIjIoIp
     (4-11) 
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  ∴ W$  IBO= T 3TBO=6`N,PNNk I O,_`Nk I _A,BNNk I O,_`Nk I `N,PNNk ≅ 2505  
Lastly, we used the equation provided in the UC3637 IC datasheet to 
establish an undervoltage lockout level of 10.75V.  Using a 100kΩ resistor for R6, we 
calculated 
    	$ =
`.O∗3qIr6
q
     (4-12) 
 ∴ Rs =
=?9;Y9 ∗ q
`.O
− R_ =  
BN.sO=∗BNNgk 
`.O
− 100Ω = 330Ω 
At this point, the simplicity of synchronizing the other three UC3637 slave 
devices becomes evident.  Besides adding 0.1μF decoupling capacitors to all device 
pins that are tied to a fixed voltage, we simply connect the +VSLV node to the +VTH 
slave device pins, the –VSLV node to the –VTH slave device pins, the SD pin of the 
master device to the SD pins of the slave devices, and the buffered triangle wave 
output from the TL082 voltage-follower to pins 2, 8, and 10 of the slave PWM 
devices. 
The -15V low/+15V high PWM Control Input signals are each interfaced with 
their respective 74AC00 CMOS NAND Gates by a current limiting resistor/voltage 
divider/Schottky diode network that reduces the signal to 0.4V low/+5V high. 
In the next sections of this report, we will discuss the portions of the PWM 
Control Circuit that limits the duty cycle of the PWM Control Inputs to 98%. 
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4.3.3 Generating a Trigger Pulse 
As mentioned in the previous section, our PWM Control Circuit design 
includes the use of an AD823AN rail-to-rail FET Input op-amp as a comparator.  
According to the AD823AN datasheet, this op-amp has a high slew rate of 22V/μs 
and can operate from ±15V supplies [11].  As a result, this op-amp provides the 
speed needed for a short switching transition time and required no voltage level 
shifting to interface the ±20V buffered triangle wave.  Although the AD823AN is a 
dual op-amp package, only one of the op-amps is needed by our control circuit.   
With the buffered triangle wave tied to the positive input and the +VSLV 
voltage tied to the negative input of the comparator, a +15V pulse with duration of 
about 1μs is generated when the triangle wave is at its peak and exceeds the +VSLV 
threshold as illustrated in Figure 4.8.  
This -15V low/+15V high trigger pulse 
is interfaced with the HCF4538B 
Monostable Multivibrator through a 
current limiting resistor and Schottky 
diode network that reduce the trigger 
pulse to a 0.4V low / +15V high pulse. 
4.3.4 Monostable Multivibrator 
After being triggered by the trigger pulse delivered by the AD823AN 
comparator, the HCF4538B Monostable Multivibrator configured as a non-
Fig. 4.8 – Generating a Trigger Pulse 
Source:  John Brewer, Jr. 
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retriggerable one-shot generates a 24.5μs pulse.  Since the trigger pulse is delivered 
every 25μs, the equivalent waveform produced is a 40kHz square wave with a duty 
cycle of 98%.  This 0V low/15V high signal is interfaced with the 74AC00 CMOS 
NAND Gates through a simple resistor divider reducing it to a 0V low/+5V high 
signal.  The timing equations and wiring configuration for a non-retriggerable one-
shot design were given by the HCF4538B datasheet [12].  As illustrated in our 
schematic (See Appendix) we paired a 5,600pF timing capacitor, C38, with a 10kΩ 
potentiometer, R22, so we could adjust the output pulse of width, T, according to the 
equation 
    .  R``  2@A     (4-13) 
   ∴ R``  jt 
`P.OuQ
O,_NNv
= 4.375Ω 
4.3.5 High-speed CMOS NAND Gates 
The 74AC00 CMOS NAND Gates used in our PWM Control Circuit provide the 
logical AND function needed to limit the duty cycle of the PWM Control Input signals 
to 98% [13].  By “ANDing”  the PWM Control input signal for each phase of our 
inverter with the square wave output by the One-Shot, the duty cycle of the PWM 
Control Input signals are effectively limited to 98%.  This provides the high-side IGBT 
off-time necessary for recharging the bootstrap capacitor as discussed in Section 
4.2.1. 
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4.3.6 Supplying Power to the PWM Control Circuit and Bootstrap Supply 
 After having figured out how to drive our inverter IGBTs and design the PWM 
Control Circuit, we needed to figure out how to supply power to the low-voltage side 
of our project.  Since the function generator donated to our project by GA-ASI came 
with its own power supply, we only needed to supply +15 VDC, -15 VDC, and +5 VDC 
to our circuit.  For these voltages, we bought two 15V and one 5V isolated AC/DC 
wall adapters – the first two sold as “Notebook Adapters” and the latter as an 
“Internet Router Adapter.”  Since these adapters are isolated, we were able to 
reference our PWM Control Circuit DC Bias Supply voltages to the most negative 
voltage used for the DC Input Supply to our inverter – a requirement for properly 
driving our Half-Bridge IGBT topology with a Bootstrap Supply. 
4.3.7 Using Decoupling Capacitors 
 As we complete our discussion of the PWM Control Circuit, it is important to 
note the use of decoupling capacitors throughout our circuit design.  The use of 
0.1μF ceramic capacitors tied between logic ground and any IC pin connected to a 
bias voltage provides sufficient AC decoupling and noise immunity.  It is also 
important to note the use of sufficiently larg electrolytic bias supply capacitors 
located at the circuit board D-sub connector where the power is delivered to the 
board. 
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4.4 The  LC Output Filters 
The design process for our inverter project included the design of three 
Second-Order LC filters to be used for smoothing the output voltage waveforms for 
each phase of our inverter.  The design of these LC output filters was based on the 
400Hz output voltage frequency and the 40kHz PWM switching frequency.  As 
illustrated by the Bode plot in 
Figure 4.9, we designed the LC 
output filter to have a corner 
frequency of 2kHz so it would 
effectively pass the 400Hz 
voltage waveform while 
sufficiently attenuating the 40kHz 
PWM switching frequencies.  We 
also designed the LC filter to have 
a low output impedance of 2Ω.   
Therefore, using  
L = 159μH and C = 40μF, 
    w  B`x√%     (4-14) 
    ∴ w  B`xzBO{u/PNu  1,995}~ " 2}~ 
 
Fig. 4.9 – Bode Plot of Second Order LC Filter 
Source:  John Brewer, Jr. 
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And, 
     %     (4-15) 
    ∴   BO{u/PNu  1.99Ω ≅ 2Ω 
4.4.1 Inductor Design 
During the design process of the inductors for our inverter, we received 
some much needed help from Jeff Brewer [2].  The most significant factor in the 
inductor design process was the desired inductance and maximum amount of 
current that would flow through an inductor during inverter operation.   
Although the nominal output current of each inverter phase is 33A, we 
designed the inductors for our inverter to be able to carry up to 50A.  Based on the 
equation for energy stored in an inductor, we needed to design inductors that could 
each store 
   % =
B
`
`       (4-16) 
   ∴ QK \^ =
B
`
∗ 1595} ∗ 3506` = 0.19875 8 
Then using 
     =
`∗LV∗BNo
∗*∗*
    (4-17) 
    ∴  =
`∗N.B{AsO∗BNo
ONNN∗P_A∗N.O
= 34.2 4P   
where 
AP =  area product in cm
4
. 
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Kj =  the current density coefficient for a given core and a given 
temperature rise. 
Ku = the cross sectional area of copper to the total window area or packing 
factor. 
Bmax =  the maximum flux density in Gauss. 
from selecting an AMCC-50, size 10, PowerLite C-Core [2] [14] [15].  These PowerLite 
cut C-cores are made out of Metglas iron alloy material and will not only make our 
inductors easy to fabricate but also allow for fine tuning of inductance by adjusting 
the air gap and using an Impedance Bridge 
To determine the minimum number of turns, Nmin, and the length of air gap, 
Lgap, needed in each leg of the cut C-core inductor, we used 
      %WH,∗BNt∗$U     (4-18) 
    ∴  =
BO{u/∗ON$∗BNt
O,NNN∗@.`]n
= 49 E18 
where 
 L =   Inductance of the inductor in microHenries. 
 IDC,max =  Maximum current through the inductor in Amps. 
 Agap =   Total cross sectional area of the air gap including fringing. 
And 
    v =
.`∗x∗$U∗BNn∗Zn
%
   (4-19) 
    ∴ v =
.`∗x∗@.`]n∗BNn∗P{n
BO{u/
= 0.304 1ℎ8. 
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Lastly, we determined that although making an inductor by wrapping 
insulated Copper Foil around a Ferrite Core would result in lower core losses for the 
beneficial design tradeoff of higher copper loss, it would be hard to fabricate for a 
prototype.  So, we chose 10AWG magnet wire with a heavy insulation build for 
withstanding temperatures up to 200°C to wrap our AMCC-50 cores with [16].  We 
were able to successfully wrap our inductor bobbins with 49 turns and connect two 
bobbins in parallel, one on each inductor leg, for a generous inductor current 
capacity of 50A. 
In the next section of this report, we will discuss the construction phase of 
our inverter project. 
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V. CONSTRUCTION 
The construction and assembly phase of our proof-of-concept inverter 
project consisted of six main parts – PWM Control Circuit assembly, Inductor 
construction, Wire Harnesses, Connectors, and Cable fabrication, Power Plane 
construction, Enclosure fabrication, and System assembly. 
5.1 PWM Control Circuit Assembly  
Before starting construction of the PWM Control Circuit, we used Windows 
Paint to create scale drawings of our perforated circuit board (PerfBoard), 
components, and ICs.  We then copied these scale drawings into Microsoft 
PowerPoint where we were then 
able to freely move, place, label, and 
“wire” components according to our 
circuit design.  Figure 5.1 shows a 
part of our Circuit Board Layout.  
To make connections on our 
circuit board, we used a combination 
of soldering and wire wrapping; 
however, soldering was only used to solder short connections like decoupling 
capacitors to IC pins while wire wrapping constitutes a majority of our connections.  
Fig. 5.1 – Portion of Circuit Board Layout Graphic 
Source:  John Brewer, Jr. 
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A common prototype technique, wire wrapping uses a wire wrap tool to tightly wrap 
30AWG Kynar wire around special wire wrap “posts.”  
Using two PerfBoards, one on top of the other, provides a 
much stronger circuit board to work with and helps keep 
wire wrap posts straight.  Figure 5.2 illustrates this 
technique.  For our proof-of-concept prototype, the design 
and fabrication of a Printed Circuit Board (PCB) would not 
have been cost effective and would have made circuit 
modifications difficult. 
5.2 Inductor Construction  
To construct the inductors, we needed to wrap 10AWG enameled wire 49 
times around the inductor bobbins shown in Figure 5.3.  As shown in Figure 5.4, we 
needed to guarantee that the wire was wrapped very tightly around each bobbin so 
that two bobbins would fit on one core.  In 
order to prevent cracking a bobbin during 
the wrapping process, Jeff Brewer 
fabricated the wood handle shown in 
Figure 5.5 to fit snugly inside each bobbin 
as it was wound.   
Fig. 5.2 – Wire Wrapping 
Source:  John Brewer, Jr. 
Fig. 5.3 – Inductor Bobbin 
Source:  John Brewer, Jr. 
34 
 
When it was time to put two wire-wrapped 
bobbins on a core, we used the right-hand-rule to 
determine the orientation of the bobbins on the 
core to guarantee that the flux induced by the 
coiled wire on each bobbin was flowing through 
the core in the same direction.  Using an 
Impedance Bridge, we adjusted the air gap of 
each inductor to obtain our desired inductance at 2kHz – 159μH.  We then used 
small squares of PerfBoard as spacers inside the bobbins between the core halves to 
maintain the necessary air 
gap of each inductor.   
Using a sharp edge, 
we scraped about an inch of enamel coating from each end of the wires to be 
connected.  Lastly, we crimped and soldered them to a connector and wrapped up 
the inductor using high-
temperature Mylar tape 
as shown in Figure 5.6. 
  
Fig. 5.5 – Wood Handle to Support Bobbin 
Source:  John Brewer, Jr. 
Fig. 5.4 – Tightly Wound Inductor 
Source:  John Brewer, Jr. 
Fig. 5.6 – Finished Inductor with Connectors and Mylar Tape 
Source:  John Brewer, Jr. 
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5.3 Wire Harnesses, Connectors, and Cable Fabrication  
 In order to simplify the assembly, transportation, testing, and modification 
process, we designed and fabricated the following wire harnesses, connectors, and 
cables: 
• For signals and voltages delivered to our circuit board from the function 
generator and low-voltage bias power supply jacks, we wired, soldered, and 
applied heat-shrink to the 15-pin D-sub connector shown in Figure 5.7. 
• To connect to the function generator 8-pin inline header output pins, we 
used the mating female crimp contact receptacle also shown in Figure 5.7. 
• To connect to the output enable switch voltages from the front panel of our 
enclosure, we used a 10-pin inline header with mating crimp contact 
receptacle also shown 
in Figure 5.7. 
• To connect the DC 
Input Voltages to our 
Input Capacitors and 
Power Planes, we used 
three parallel lines of 
stranded 10AWG wire with crimp/ring connectors. 
Fig. 5.7 – Fabricated Wire Harnesses 
Source:  John Brewer, Jr. 
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• To connect output voltage nodes from the copper-clad circuit board to the 
inductors and the LC output filters to the enclosure panel, we used stranded 
10AWG wire with crimp/ring connectors.  These ring connectors in 
conjunction with nuts, bolts, washers, and lock washers made it quick to 
assemble and disassemble our prototype for modifications. 
5.4 Power Plane Construction  
 In order to effectively reduce parasitic inductances in the DC Input Voltage 
supply path, we used double-sided copper-clad board for the ±input voltage 
delivered to the IGBTs.  We used a combination of precise cutting and drilling to 
create isolated copper pads with at 
least a 3:1 ratio of length to width for 
current flow.  A section of both the 
top and bottom power planes are 
shown in Figure 5.8.   
5.5 Enclosure Fabrication  
 For ease of transportation, 
setup, and testing of our inverter 
prototype, Jaime Carmo generously donated his time and materials to fabricate a 
Plexiglas enclosure for us.  This enclosure allowed us to effectively and efficiently 
mount all of our system components and display our project for exhibition. 
Fig. 5.8 – Top and Bottom Sides of Copper-Clad Board 
Source:  John Brewer, Jr. 
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5.6 System Assembly  
 System assembly consisted of placing and arranging system components, 
drilling mounting holes in the Plexiglas enclosure, and fastening components 
together or to the enclosure with wire ties, circuit board standoffs, nuts, bolts, 
washers, and lock washers.  Our final System Assembly is shown in Figure 5.9. 
 
  
Fig. 5.9 – Inverter System Assembly 
Source:  John Brewer, Jr. 
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VI. TESTING 
For our project, we performed several stages of testing – Ideal Inverter 
Pspice simulation, IGBT Gate Driver and Half-Bridge Pspice simulation, PWM Control 
Circuit hardware testing, PWM Control Circuit and single IGBT Half-Bridge hardware 
low power testing, and full system testing. 
For the Ideal Inverter Pspice simulation, we simulated an open-loop 
switched-mode single phase PWM inverter circuit with Neutral phase using ideal 
components as shown in Figure 6.1 to obtain the output sinusoidal waveform shown 
in Figure 6.2.  
Fig. 6.1 – Ideal Inverter Pspice Simulation 
Source:  John Brewer, Jr. 
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For the IGBT Gate Driver and Half-Bridge Pspice simulation shown in 
Figure 6.3, we simulated an IR2113 Gate Driver and IRGP50B60PD1 Half-Bridge 
driven with a 40kHz, 50% duty cycle square wave with 1μs of deadtime programmed 
in between high-side and low-side switching.  Despite not being able to use the 
Si8234BB IGBT gate driver in our simulation, we were still able to analyze the 
bootstrap power supply topology used to turn the high-side IGBT on.  The gate-to-
           Time
45.0ms 45.5ms 46.0ms 46.5ms 47.0ms 47.5ms 48.0ms 48.5ms 49.0ms 49.5ms 50.0ms
V(R_LOAD:1)- V(R_LOAD:2)
-120V
-80V
-40V
-0V
40V
80V
120V
Fig. 6.2 – Output Voltage Waveform of Ideal Inverter Simulation 
Source:  John Brewer, Jr. 
Fig. 6.3 – IGBT Gate Driver and Half-Bridge Pspice Simulation 
Source:  John Brewer, Jr. 
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emitter voltage waveforms 
and output current waveform 
are shown in Figure 6.4. 
We tried to limit the 
time spent developing and 
analyzing the Pspice 
simulations for our inverter 
project because it was difficult 
to accurately model all of the 
parasitic elements that would 
affect the high-power performance of our hardware design in the end.  
Concurrently, our detail-oriented approach to the design of the PWM Control Circuit 
and the thorough analysis of the aforementioned design tips and application notes 
published by International Rectifier and Silicon Labs regarding HVIC Gate Drivers and 
the bootstrap supply topology warranted immediate prototyping and hardware 
testing. 
As a result, we constructed a prototype of our PWM Control Circuit design, 
tested it, and observed successful results.  Because we implemented resistance 
trimmers at critical points in the circuit, we were able to fully tune the prototype 
design.  Next, we constructed a low-power single phase prototype of the IGBT Gate 
Driver with bootstrap supply and Half-Bridge topology.  At this point in the testing, 
           
0s 5us 10us 15us 20us 25us 30us
V(U2:2)- V(U2:3) V(U3:2)- V(U3:3)
-10V
0V
10V
20V
SEL>>
I(Rload)
-20A
0A
20A
40A
Fig. 6.4 – High-side (green) and low-side (blue) IGBT 
gate-to-emitter voltage waveforms.  Load 
current waveform (top). 
Source:  John Brewer, Jr. 
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we encountered problems regarding bias supply ground referencing, low-side 
decoupling capacitor sizing, and gate resistance sizing which caused us to take a 
closer look at IR’s design notes and modify our circuit design.  After doing so, our 
testing yielded successful results for low-power switching of our IGBTs using ±39VDC 
input supply and less than 1A output current. 
After completing assembly of the final version of our proof-of-concept three-
phase inverter design, we performed full system tests.  Due to a miscommunication 
during a discussion about the DC Power available for testing in Cal Poly’s EE labs, we 
were only able to test all three-phases of our inverter with a ±DC input supply 
voltage of ±48V due to test equipment voltage and current limits.  However, these 
tests were all successful.   
After powering-up the PWM Control Circuit with the inverter outputs 
disabled, we turned on each phase and gradually increased the ±DC input supply 
voltage while monitoring all node voltages  on the high-voltage side of our circuit – 
IGBT Gate Driver pin voltages, IGBT gate, collector, and emitter voltages, supply 
voltages, and output voltage.  After reaching test equipment current limits, we 
reported the following about Figure 6.5 through Figure 6.10: 
 Fig. 6.5 – Adjustable Three
38kHz Triangle Wave successfully generated and compared wi
signals to produce three
 
Fig. 6.6 – Trigger Pulse successfully generated by AD823AN Op
-Phase Sinusoidal Reference signals successfully generated, UC3637 
th Sinusoidal Reference 
-phase PWM Control Input signals. 
-Amp Comparator.
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 Fig. 6.7 – Square wave with 97% duty cycle successfully generated by Trigger Pulse and HCF4538B 
One-Shot. 
 
Fig. 6.8 – Three-phase and Neutral
generated. 
-phase Duty Cycle limited PWM Control Input sign
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als successfully 
  
Fig. 6.9 –Three-phase Inverter Output Voltage referenced to supply ground with ±48VDC Input 
Voltage.  Output voltage is 87 V
current is supply limit of 6.5 A.
 
Fig. 6.10 –Three-phase Inverter Output Voltage reference
Voltage.  Output voltage is 86 V
supply limit of 6.5 A. 
P-P,  61 VRMS.  Output RMS current is 6.2 A.  Input RMS 
 
d to virtual ground with ±46VDC Input 
P-P, 61 VRMS.  Output RMS current is 6.2 A.  Input RMS current is 
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VII. CONCLUSIONS AND RECOMMENDATIONS 
Designing and fabricating a proof-of-concept high-voltage switched-mode 
three-phase inverter capable of supplying 10kW covered a multitude of design 
processes and proved to be a challenging endeavor.  However, ensuring that a 
detail-oriented approach was taken in the research, design, construction, and testing 
stages of this project contributed to its successful completion and thorough 
presentation in this report.  While the original requirements for this project were 
not met due to limitations in lab test equipment, observed test results yielded 
successful system performance at lower power levels than intended for nominal 
operation.  Continued development of the proof-of-concept inverter system that has 
been designed and fabricated for this project will assuredly lead to a production-
level version with closed-loop feedback and possibly the following 
recommendations. 
Given the relatively high-current output capabilities of the Si8234BB HVIC 
IGBT Gate Driver, up to two more IGBTs can be placed in parallel with each high-side 
and low-side IGBT in the power stage to increase the system current output 
capability while maintaining suitable IGBT switching transition times.  However, 
limitations to this increase in current output capability will rise from parasitic 
inductance in the supply current path and action will be necessary to protect against 
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transient voltages.  Limitations will also rise from the inability to sufficiently cool 
IGBTs while minimizing parasitic inductance by maintaining close IGBT proximity. 
The development of a floating supply to replace the bootstrap supply 
topology designed for this project would eliminate the duty cycle limitations on the 
high-side IGBT.  A floating supply able to be ground referenced to the switching 
output of the half-bridge would provide for unlimited high-side IGBT on time under 
closed-loop control. 
Development of a digital microprocessor-based PWM Control system could 
potentially reduce the amount of space required by the PWM Control block and 
allow for more versatile or accurate control performance.  A digital PWM control 
system could also have improved noise immunity and temperature tolerance. 
If analog PWM control is desired, the design of a well laid-out surface mount 
technology PCB is recommended.  The signal voltages of the analog system designed 
for this project could then be reduced for faster edge transitions so long as the 
control circuit is effectively protected from noise and electromagnetic interference 
(EMI). 
As mention in Section 4.2.3.1, using a ferrite core wrapped with insulated 
copper foil for the system inductors would result in lower core and copper losses 
than the inductors in the current proof-of-concept system exhibit.  This would 
decrease the amount of cooling required by the inductors which would increase the 
system quality. 
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Having made these recommendations, we maintain that the High-Voltage 
Switched-Mode Power Supply for Three-Phase AC Aircraft Systems that we have 
designed for this senior project presented to the Electrical Engineering faculty at 
California Polytechnic State University, San Luis Obispo will fulfill the requirements 
set by the sponsor, Jeff Brewer, after proper high-power testing, tuning, and no 
significant design changes have been made. 
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APPENDICES 
A. Schematic 
The following pages, 51 through 65, contain the Three-Phase Sinusoidal Inverter 
schematic generated for this project. 
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B. Bill of Materials 
Table B.1 – Bill of Materials and Donated Items 
Item 
Unit            
Price ($) 
Quantity 
Total                
Price ($) 
        
Hardware       
CS Hyde Metalized Mylar Tape, 2.2 mil. Thick,  
1' x 72 yds 13.5 1 13.5 
SPDT 6A F.LVR Switch 3.69 2 7.38 
SPDT 6A R.LVR Switch 3.69 1 3.69 
D-Sub 15 Pin Male 2.49 1 2.49 
D-Sub 15 Pin Female 2.49 1 2.49 
Pre-Punched IC-Spacing Perfboard 2-3/4"x6" 3.99 3 11.97 
2-Sided Cooper Clad Board 4.5"x6.125" 3.99 3 11.97 
Assorted Cable Ties 8" 5.99 1 5.99 
8-10 Stud Ring Terminals 0.14 21 2.94 
Door Handles 3.49 2 6.98 
PCB Standoff 1"  0.45 4 1.8 
PCB Standoff 2 1/4" 0.35 2 0.7 
Crimp Pins Male  0.1 15 1.5 
Plastic Rectangular Crimp Pin Receptacle 0.5 2 1 
Corner Brace 1-1/2"  0.63 4 2.52 
White Screw Bumper  0.49 8 3.92 
Ring Tongue Connector  0.25 13 3.25 
#4-40 x 1/2' Round Head - Slotted Bolt 0.1 12 1.2 
#4-40 x 1/2' Round Head - Phillips Bolt 0.1 4 0.4 
#4-40 Nut 0.03 10 0.3 
#6-32 x 3/8' Round Head - Slotted Bolt 0.1 16 1.6 
#6-32 Nut 0.03 16 0.48 
#6 Lock Washer 0.06 28 1.68 
#6 SAE Washer 0.03 40 1.2 
#10-32 x 3/8" Round Head - Slotted Bolt 0.1 8 0.8 
#10-32 x 1/2" Round Head - Slotted Bolt 0.1 8 0.8 
#10-32 x 5/8" Round Head - Slotted Bolt 0.1 5 0.5 
#10-32 x 3/4" Round Head - Slotted Bolt 0.1 16 1.6 
#10-32 x 1" Rounded - Slotted Bolt 0.1 9 0.9 
#10-32 x 1/2" Flat Head- Phillips Bolt 0.1 8 0.8 
#10-32 Nut 0.03 59 1.77 
#10 Lock Washer 0.06 75 4.5 
#10 SAE Washer 0.03 69 2.07 
Aluminum Flat Plate 9.85 1 9.85 
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Polyolenfin Heat Shrink Tubing 3/32" 1.79 1 1.79 
Polyolenfin Heat Shrink Tubing 3/32" 1.95 1 1.95 
IC Socket Mach Pin WW 8Pos Gold - AR08-HZW/T-R 1.69 3 5.07 
IC Socket Mach Pin WW 14Pos Gold - AR14-HZW/T-R 2.53 2 5.06 
IC Socket Mach Pin WW 16Pos Gold - AR16-HZW/T-R 2.9 5 14.5 
IC Socket Mach Pin WW 18Pos Gold - AR18-HZW/T-R 2.9 4 11.6 
Square Machine Post - 100  4.99 1 4.99 
Coaxial DC Power Jack 3.29 4 13.16 
Coaxial DC Power Plug 3.29 4 13.16 
        
Electronics       
Texas Instruments - OpAmp Dual JFET Input -
TL082CP 0.77 2 1.54 
Unitrode - SM Crtl for DC Motor Drive - UC3637 7.28 4 29.12 
Analog Devices Inc - OpAmp JFET R-R Dual - 
AD823AN 5.64 1 5.64 
Fairchild Semiconductor - Quad 2 Input Nand - 
74AC00B  0.6 2 1.2 
International Rectifier - IGBT - IRGP50B60PD1 8.28 16 132.48 
STMicroelectronics - Multivibrator - HCF4538B 0.65 1 0.65 
Silicon Labs - High Side / Low Side Driver - Si8234BB 3.71 4 14.84 
Mallory CGS332T350X5L 3300μF 350VDC Capacitor 71.45 2 142.9 
United Chemi-Con - Cap Elect 820uF 50V 1.29 3 3.87 
Panasonic - ECG - Cap 4.7uf 25V Cer - PCC2251CT-ND 0.79 3 2.37 
TDK Corp - Cap Cer 10uF 16V X7R RAD - 
FK20X7R1C106K 0.83 3 2.49 
Panasonic - ECG - Cap Elect 10uF 400V - EEU-
ED2G100 0.67 8 5.36 
BC Components - Cap Cer .10UF 50V - 
K104K15X7RF5TH5 0.06 51 3.06 
Murata Electronics NA - Cap Cer 300pF 50V  0.3 1 0.3 
Murata Electronics NA - Cap Cer 5600pF 50V  0.62 1 0.62 
TDK Corporation - Cap Cer 0.33uF 50V - 
FK24X7R1H334K 0.21 12 2.52 
United Chemi-Con - Cap Elect 560uF 50V  0.86 1 0.86 
Diodes Inc - Diode Schottky  40V 400MW - SD103A-T 0.65 5 3.25 
ON Semiconductor - Switchmode -Diode 4A 600V 0.65 8 5.2 
Murata Electronics NA - Trim Pot Cerm 100kOhm -  1.38 8 11.04 
Stackpole Electronics Inc - RES 1kOhm 1/8W 5% -  0.09 4 0.36 
Murata Electronics NA - Trim Pot Cer 20kOhm 1.38 3 4.14 
Yageo - Res 20.5kohm 1/4W 1% Metal Film  0.57 6 3.42 
Stackpole Electronics  - Res MF 1/8W 5.62kOhm 1%  0.15 2 0.3 
Stackpole Electronics Inc - Res MF 1/8W  
68.1kOhm 1%  0.15 1 0.15 
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Stackpole Electronics Inc - Res MF 1/8W  
47.5kOhm 1% 0.15 1 0.15 
Murata Electronics NA - Trim Pot Cerm  
10kOhm 12Trn  1.81 2 3.62 
Stackpole Electronics Inc - Res MF 1/8W  
330kOhm 1% 0.15 1 0.15 
Stackpole Electronics Inc - Res MF 1/8W  
150kOhm 1% 0.15 2 0.3 
Stackpole Electronics Inc - Res MF 1/8W  
10.2kOhm 1% 0.15 16 2.4 
Stackpole Electronics Inc - Res MF 1/8W 3.9Ohm 1% 0.15 4 0.6 
Stackpole Electronics Inc - Res MF 1/8W 4.7Ohm 1% 0.15 4 0.6 
        
Wire       
UL- Stranded Hookup Wire - 22AWG - Red 25' 2.33 1 2.33 
UL- Stranded Hookup Wire - 22AWG - Green 25' 2.33 1 2.33 
UL- Stranded Hookup Wire - 22AWG - Black 25' 2.33 1 2.33 
10AWG - Mil Spec - M81044/ 9-10-9  - White 10'  4 1 4 
10AWG - Mil Spec - M81044/ 9-10-0  - Black 10' 4 1 4 
26AWG - Stranded HookupWire - Red - 25' 2.25 1 2.25 
26AWG - Stranded HookupWire - Black - 25' 2.25 1 2.25 
26AWG - Assorted Stranded HookupWire - 25' 4.99 1 4.99 
Magnet Wire / Winding Wire - 10 AWG, 11LBS 124.99 1 124.99 
Wire Roll Repl 30AWG Blue 50' 9.12 1 9.12 
Wire Roll Repl 30AWG Yellow 50' 9.12 1 9.12 
Wire Roll Repl 30AWG Green 50' 9.12 1 9.12 
Wire Roll Repl 30AWG Orange 50' 9.12 1 9.12 
    
Grand 
Total 757.27 
    Donated Items Quantity 
  Plexiglass Project Box 22 3/8"X 20 1/8" X 9 1/4" 1 
  dsPIC Funtion Generator  1 
  Electrocube 945B 20μF 400VDC Capacitor 6 
  Powerlite C-Core AMCC 50 8 
  Powerlite Bobbin AMCC-50BOB 8 
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C. Circuit Board Layout 
 
Fig. C.1 – Microsoft PowerPoint Circuit Board Layout 
Source:  John Brewer, Jr. and Kamaljit Bagha 
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D. Circuit Board IC and Component Locations 
 
 
Fig. D.1 – IC and Component Circuit Board Location 
Source:  John Brewer, Jr. and Kamaljit Bagha  
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E. Hardware Configuration and Layout 
 
Fig. E.1 – Hardware Configuration and Layout 
Source:  Kamaljit Bagha 
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Fig. E.2 – Test Bench Setup 
Source:  Kamaljit Bagha 
 
